vyktormvmpay25
Senior Member
I will let you know when I have time to test it M4j0r. I have that cok002 still working, not very happy with cell temperatures but still boots and running both games ps3/ps2.
Well at this moment rsx is toasted, trying to get another install new rsx only 3034 error and one rsx ram popped solder out of it. Well I will test when is ready.victor how try it on mine board. i think is not a bad idea since this board is dying.
Awesome progress, i never had any good argument or proof but i always had the intuition that there was some way to tamper with the bittrainingSome interesting news:
I received a test console (DIA-002 with 40nm RSX and CXR713F120A Syscon) from @vyktormvmpay25
And that did some extreme speed up to the 40nm RSX Syscon patches development.
First I tried to copy the official Sony procedure, for that I flashed the 304GB (v1.5.1k2) firmware to the Syscon and performed the following patches to the original (DIA-002) EEPROM:
(the thermal config fix isn't mandatory)Code:Fix thermal config unk: w 348B 8B w 34AF 8B Change RSX version to 40nm: w 3912 30 Write new training data: w 3F62 EF 87 F9 19 w 3F69 07 F9 1D w 3F6F 1F F9 0D w 3F74 EF 0F F9 0D w 3FA2 03 61 82 80 01 91
And it worked! That's the first "official" 40nm swap that wasn't done by Sony.
But of course that's not really surprising since we just copy what Sony did.
After that test I flashed the 302GB (v1.4.4k2) firmware to Syson, that's the DIA-002 standard Syscon firmware.
I did apply many patches to that firmware to debug the RSX FlexIO training and discovered something very interesting! Even though the 90nm/65nm/40nm RSX need different FlexIO training data/algorithm you can just use the 90nm/65nm data/algorithm to train a 40nm chip and it'll work. RSX will complain a lot to Syscon but Syscon can ignore that.
To further test that I removed all my custom patches from the firmware, so now it's a stock 302GB Syscon.
By applying these patches to the EEPROM:
a stock 302GB Syscon will train the 40nm RSX and the console will boot without any error.Code:w 3242 03 61 82 80 01 91 w 3254 21 EC
And it doesn't matter wether 0x3912 is set to 0x11 for 90nm or 0x21 for 65nm. So you can train a 40nm RSX with the 90nm or 65nm data as long as you applied these patches to the EEPROM.
Just one note: If w 3254 21 EC doesn't work, use w 3254 21 EB since there're two different 40nm chip variants.
I also did test that on the 203GB (v1.2.3k1) and 301GB (v1.3.3k1) Syscon firmwares and it works too!
(I needed to patch these firmwares in order to work on the DIA-002 but I didn't touch anything RSX related).
That means the same patches work on SEM-001 and DIA-001 (and of course DEB-001).
I can't perform the final test since I have no COK board with a 40nm RSX, but since the other chips can train a 40nm RSX with the 90nm training data, the same EEPROM patches should do the job on the 201GB/202GB Syscon. Maybe someone can test that.
In summary (TLDR): A 203GB/301GB/302GB Syscon supports 40nm RSX after applying two EEPROM patches. 201GB/202GB haven't been tested yet but should in theory work since it's the same code.
A little extra: If you plan on replacing the 90nm RSX with a 65nm one, try these patches:
Code:w 3242 03 A2 03 B0 07 71 w 3254 21 E8
Edit (NOT TESTED):
1) For SW/2 Syscons use offset 0x182 instead of 0x3242 and 0x194 instead of 0x3254
2) For SW3 Syscons use offset 0x212 instead of 0x3242 and 0x224 instead of 0x3254
3) For the 28nm RSX replace the second command with w 3254 21 EE

Yes, I've noted this in a number of similar posts from people saying they get a black screen on their PS2 games when it drops below a certain temperature.Guys maybe you can try to launch ps2 games on these units when temperature is around 75? I know it's sounds strange, but last cecha unit I had was unmodded and it had same issue. PS2 games were working only on temps above 75, it had either freezing issues or black screen (basically it freezes on black screen during ps2 logo boot sequence, hence you see black screen)
Might be capacitor issue? I doubt it's related to ee+gs
Ok, not mandatory, the people using the orbis chip was not doing it anyway, but i would say is recommended, just as a small recap from the samples collected here(the thermal config fix isn't mandatory)Code:Fix thermal config unk: w 348B 8B w 34AF 8B Change RSX version to 40nm: w 3912 30 Write new training data: w 3F62 EF 87 F9 19 w 3F69 07 F9 1D w 3F6F 1F F9 0D w 3F74 EF 0F F9 0D w 3FA2 03 61 82 80 01 91
To further test that I removed all my custom patches from the firmware, so now it's a stock 302GB Syscon.
By applying these patches to the EEPROM:
a stock 302GB Syscon will train the 40nm RSX and the console will boot without any error.Code:w 3242 03 61 82 80 01 91 w 3254 21 EC
And it doesn't matter wether 0x3912 is set to 0x11 for 90nm or 0x21 for 65nm. So you can train a 40nm RSX with the 90nm or 65nm data as long as you applied these patches to the EEPROM.
Just one note: If w 3254 21 EC doesn't work, use w 3254 21 EB since there're two different 40nm chip variants.
...
..
.
A little extra: If you plan on replacing the 90nm RSX with a 65nm one, try these patches:
Code:w 3242 03 A2 03 B0 07 71 w 3254 21 E8
Edit (NOT TESTED):
3) For the 28nm RSX replace the second command with w 3254 21 EE
Btw, if someone finds the way to bring life into this frankenstein remember to share some photos of the monster. The pad layout is different, this differences doesnt means that is imposible, in theory if all the signals are present it could be posible but is a big challengueEdit (NOT TESTED):
3) For the 28nm RSX replace the second command with w 3254 21 EE
RIP-Felix said:Dr. Frankenstein reanimated the Dead. Only a Monster would kill the living
| 65nm RSX Series (with IHS): CXD2982xxx, CXD2991xxx |
| w 3242 03 A2 03 B0 07 71 w 3254 21 E8 w 348B 88 w 34AF 88 |
| 40nm RSX Series: CXD5300xxx, CDX5301xxx, & CXD5302xxx |
| w 3242 03 61 82 80 01 91 w 3254 21 EC w 348B 8B w 34AF 8B |
| 40nm RSX Series: CXD5300xxx, CXD5301xxx, & CXD5302xxx |
| w 182 03 61 82 80 01 91 w 194 21 EC w 3AC 8B |
| 40nm RSX Series (without IHS): CXD5302xxx |
| w 182 03 61 82 80 01 91 w 194 21 EC |
| 40nm RSX Series (without IHS): CXD5302xxx |
| w 224 21 EC |
| 40nm RSX Series: CXD5300xxx, CXD5301xxx, & CXD5302xxx |
| w 224 21 EC |
[/QUOTE]Frankenstein Phat PlayStation 3
(How to Swap an unreliable 90nm RSX with a more reliable 65nn or 40nm)
@M4j0r @DeadEnd @sandungas please double check my work below. I would like this post to become the de facto tutorial to get this working:
Let's face it, the launch model PS3's are awesome! Whether you have the A/B models with Full Hardware based Backwards compatibility with PS2 games or the C/E models with Hybrid backwards compatibility, thse are the most desirable consoles to own. But there's a catch - the Dreaded Yellow Light of Death (YLOD)!
Sadly these early "Phat" model PS3's are dropping like flies! Their hot 90nm Graphics Processor, the "Reality Synthesizer (RSX)," has a flawed thermal design. You can read more about it here, but this post isn't about the problem, it's about the solution! Suffice it to say that you beloved Backwards compatible PlayStation 3 is going to crap out on you at some point, no matter what you do to prolong the inevitable...Until now!
Enter the Frankenstein Phat Playstation 3....
Around 2012 SONY's hardware and repair division had a problem. Early model PlayStation 3's were failing with bad RSXs. However by this time the 90nm RSX was out of production and not available anymore. Later model Phats with 65nm RSXs and then Slim models with 40nm RSXs were being manufactured. So SONY repair technicians had to find a way to replace the failing 90nm RSX with a more reliable, but really more available, 65nm RSX. Then again with 40nm RSX's.
About 2 years ago the OP started this thread. That's when we first became aware of he fact SONY had done this. Of course we were super stoked! The idea that we might be able to reverse engineer this method meant that we could finally ressurect and save these desirable consoles. But more than that, make as reliable as the slim model!
A year went by. We knew what Sony had done, but hadn't been able to replicate the mod yet. Then we learned about the ORBIS modchip! 4-5 years before we even learned it was possable to swap a 90nm, @botakompong's brother "Kiaw" made a modchip that allows it! He and @botakompong could interchange 90nm, 65nm, and 40nm RSX's by just installing a chip and moving a few resistors! That wasn't possible before, because the console would recognize there wasn't a 90nm chip and refuse to boot (YLOD). The mod chip spoofs the RSX_ID and tricks the system into booting. An amazing accomplishment way before any of us had any idea this was going on!
Unfortunately, Kiaw passed away a few years ago and we never got to pick his talented brain about the modchip. His brother @botakompong has carried on the torch selling/installing the modchip out of his shop in Jakarta, Indonesia. @botakompong had been offering this service for years before we knew it was possible.
The ORBIS modchip made the swap even easier than SONY's method, which at the time we thought required replacing the SYSCON with a variant flashed with custom firmware. That's on top of the resistor and voltage mods. Kiaw's ORBIS modechip doesn't require any changes to the SYSCON at all! So it's an easier install.
We thought the ORBIS modchip was the ultimate solution! We can still source NOS 40nm RSX's! And there are many, MANY more Slim PS3's than there are BC models. This modchip makes sourcing replacement RSX's for BC PS3's sustainable. Every single BC model could easily get a 40nm RSX, since there are so many more slims out there! We don't have to throw them away anymore!
Fast forward another year and @vyktormvmpay25 and @M4j0r made a MAJOR breakthrough!
@M4j0r said, quote:
"Some interesting news:
I received a test console (DIA-002 with 40nm RSX and CXR713F120A Syscon) from @vyktormvmpay25
And that did some extreme speed up to the 40nm RSX Syscon patches development.
First I tried to copy the official Sony procedure, for that I flashed the 304GB (v1.5.1k2) firmware to the Syscon and performed the following patches to the original (DIA-002) EEPROM:
(the thermal config fix isn't mandatory)Code:Fix thermal config unk: w 348B 8B w 34AF 8B Change RSX version to 40nm: w 3912 30 Write new training data: w 3F62 EF 87 F9 19 w 3F69 07 F9 1D w 3F6F 1F F9 0D w 3F74 EF 0F F9 0D w 3FA2 03 61 82 80 01 91
And it worked! That's the first "official" 40nm swap that wasn't done by Sony.
But of course that's not really surprising since we just copy what Sony did.
After that test I flashed the 302GB (v1.4.4k2) firmware to Syson, that's the DIA-002 standard Syscon firmware.
I did apply many patches to that firmware to debug the RSX FlexIO training and discovered something very interesting! Even though the 90nm/65nm/40nm RSX need different FlexIO training data/algorithm you can just use the 90nm/65nm data/algorithm to train a 40nm chip and it'll work. RSX will complain a lot to Syscon but Syscon can ignore that.
To further test that I removed all my custom patches from the firmware, so now it's a stock 302GB Syscon.
By applying these patches to the EEPROM:
a stock 302GB Syscon will train the 40nm RSX and the console will boot without any error.Code:w 3242 03 61 82 80 01 91 w 3254 21 EC
And it doesn't matter wether 0x3912 is set to 0x11 for 90nm or 0x21 for 65nm. So you can train a 40nm RSX with the 90nm or 65nm data as long as you applied these patches to the EEPROM.
Just one note: If w 3254 21 EC doesn't work, use w 3254 21 EB since there're two different 40nm chip variants.
I also did test that on the 203GB (v1.2.3k1) and 301GB (v1.3.3k1) Syscon firmwares and it works too!
(I needed to patch these firmwares in order to work on the DIA-002 but I didn't touch anything RSX related).
That means the same patches work on SEM-001 and DIA-001 (and of course DEB-001).
I can't perform the final test since I have no COK board with a 40nm RSX, but since the other chips can train a 40nm RSX with the 90nm training data, the same EEPROM patches should do the job on the 201GB/202GB Syscon. Maybe someone can test that.
In summary (TLDR): A 203GB/301GB/302GB Syscon supports 40nm RSX after applying two EEPROM patches. 201GB/202GB haven't been tested yet but should in theory work since it's the same code.
A little extra: If you plan on replacing the 90nm RSX with a 65nm one, try these patches:
Code:w 3242 03 A2 03 B0 07 71 w 3254 21 E8
Edit (NOT TESTED):
1) For SW/2 Syscons use offset 0x182 instead of 0x3242 and 0x194 instead of 0x3254
2) For SW3 Syscons use offset 0x212 instead of 0x3242 and 0x224 instead of 0x3254
3) For the 28nm RSX replace the second command with w 3254 21 EE"
End of quote.
What this means is that it's now possible to replicate SONY's method! And more than that, we don't even need to flash custom firmware on a special variant SYSCON chip! We can leave the stock SYSCON on the on the board. We only need to write a few changes to the EEPROM over UART. That make this method cheaper and easier than the ORBIS mod! WOW!
Why SONY changed the SYSCON chip in the first place is still a mystery.
That's the backstory. Now for the tutorials...TUTORIAL
Resistor mod
Replace RSX
- Remove R2054 & R2001*. They are not needed anymore.
- Note: R2001 is only present on COK-001 motherboards. It is not populated on a COK-002 Motherboard. If you have a COK-002 Motherboard, you don't have to do anything to R2001.
- Scratch the GND plane next to R2054 to expose bare copper. We will use this to attach R2153. View attachment 36347
- Move R2153 (10kΩ) to the lower pad of R2054. Solder it diagonally to the GND pad you made in step 2. Confirm with a multimeter that the upper pad is not bridging, that it is isolated.View attachment 36348
- Remove the 90nm RSX and replace with either a 65nm or 40nm RSX. This is a very difficult process and is only recommended for experts. It takes great skill and confidence in your equipment.
- If replacing with a 40nm RSX there is an additional step. VDDR needs a voltage mod to reduce the nominal 1.2V to 0.95V. This is not needed for a 65nm RSX. There are 2 ways to accomplish this. @botakompong's method works and is easier. But it's also hackier. SONY's Method is cleaner and more proper, but requires difficult micro-soldering.
- We need to remove Q6200 (N-Channel MOSFET) from a slim model which has a 40nm RSX. The MOSFET you are looking for will be in the same location next to the RSX. It's the only one so you can't miss itView attachment 36349
- Lift Pins 2, 3, and 4 so they will be floating.
- Remove Q6200 from and replace it with the one you harvested from the slim. Pins 2, 3, & 4 should be floatingView attachment 36345
- Bridge Pins 2 & 3 and run a jumper wire to C6202 as seen in image above. Pin 4 should be floating.
- This will reduce the voltage to 0.95V and extend the operating life of the 40nm RSX.
- SONY's approach was to replace IC6200 (BD3520 N-Channel MOSFET driver) with a model that allows user selected output voltage using external resistors (BD3504). IC6200 drives MOSFET Q6200. So SONY's method is better because it uses a cotroller to set and control the voltage instead of hacking the MOSFET. But both methods work.View attachment 36352 View attachment 36351
- Replace BD3502 with BD3504 and populate a few resistore to Set Vout to 0.95 Volts.
- Populate R6216 with 3900 Ohm resistor
- Populate R6214 with a 3900 Ohm Resistor
- Math:
- R1 = R6216 (3900) = VFB/GND
- R2 = R6222 (1800) = VFB/VS
- R1'= R6214 (3900) = VD/GND
- R2' = R6219 (1800) = VD/Vin
- Vout = VFB ( [R1' + R2] / R1' ), where VFB is 0.65v.
- Vout = 0.65 ( [3900+1800] / 3900) = 0.95v_VDDR
- Lastly, SONY Adjusted the Power Good Low Voltage Threshold. Vid pins VID0-5 on the IC6201 and IC6103 (RSX & CELL Buck controllers respectively) form a 6-digit code corresponding to the Vout No load setpoint. Power Good Vmin and Vmax thresholds are relative to that set point. With the stock COK-00X voltage divider values (15K and 20k), Vmin = -163mV. Vmax is always +100mV. The Vout voltage cannot deviate more than that. If it does power good goes low and the SYSCON will error.
![]()
In some official SONY refurbished consoles, new resistor values (27K and 10K) change Vmin = -400mV. So the Low Voltage threshold is now more than twice as low, allowing much more voltage ripple before it triggers an error. My hypothesis is SONY did this to reduce the frequency of 1001 and 1002's errors, which can be caused by bad TOKINS (for example). That would explain why they did it to both buck controllers (CPU and GPU). A sort of admission of guilt that they either set it too aggressively or were compensating for bad NEC/TOKINs, without replacing them.
Power good low voltage threshold is there to prevent system instability, but if SONY decided it was okay to lower it, then perhaps we can follow suit. It could be particularly important because we're seeing a lot of unexplained 1001's recently. Currently, 1002's are assumed to be bad NEC/TOKIN's. Replacing aged bulk filter capacitors certainly works, but just because changing them fixes the error doesn't mean that's the only way to skin a cat.
Training/Tricking SYSCON:
There are 2 ways to do this.It works by spoofing the RSX_ID so the SCSCON believes there is still a 90nm RSX installed. As of February 2022 you can buy these from @David Rainer if you are in the United States. He purchased 100 of them to make them easily available to the community. Otherwise, @feel2death can hook you up.
View attachment 36353
Note:
- You will get a 3034/4xxx error if you do not hook the ORBIS up right. If you did it right, try another ORBIS chip. You may have damaged it or it may be defective.
For 65nm RSX:
Fix checksum @ 0x32FECode:w 3242 03 A2 03 B0 07 71 w 3254 21 E8
Reset syscon, start console
For a 40nm RSX...
I'm quoting @M4j0r here...
"The easiest test on a COK-001 or COK-002 with 40nm would be to run these commands and see if it'll boot:
orCode:w 3242 03 61 82 80 01 91 w 3254 21 EC
If that doesn't work I'll need another testbed."Code:w 3242 03 61 82 80 01 91 w 3254 21 EB
Yes, the checksum that needs to be fixed at 32FE probably is different for every motherboard, in the output of the command "eepcsum" it was telling what to write (but is displayed with a bug starting with ffff)... we need to ignore the first ffff and write the other 2 next bytes (64 7C in this case)http://s.go.ro/sm984sd4 it is booting but need more patches not sure where now?
OK added boot after writing this but after off/on it comes with csum error which I can't remember but it is kind eppcsum need patch.
So is per case patch? Should I write 32FE 7c 64? Or bring it back to initial stage to be sent to @M4j0r ?
Edit
It says fine so we need to test more case, this is per case situation mine fixed with w 32FE 7c 64.
Dang guys it boot!
>$ eepcsum
eepcsum
sum:0xee10
Addr:0x000032fe should be 0xffff647c
Addr:0x000034fe should be 0x710b
Addr:0x000039fe should be 0x0038
Addr:0x00003dfe should be 0x00ff
Addr:0x00003ffe should be 0x00ff
>$ r 3200 100
r 3200 100
+0 +1 +2 +3 +4 +5 +6 +7 +8 +9 +A +B +C +D +E +F
-----------------------------------------------
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF 80 40 80 80 FF FF FF FF FF FF FF FF
FF FF 03 61 82 80 01 91 FF FF FF FF FF FF FF FF
80 40 FF FF 21 EC FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF 80 40 FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
03 00 00 00 20 00 00 00 FF FF FE FF 00 FF FF FF
FF FF 19 FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF
FF FF FF FF FF FF FF FF FF FF FF FF FF FF 8C 52